V IEXAS NSTRUMENTS

TPS3617 TPS3618

SLVS339D-DECEMBER 2000-REVISED DECEMBER 2006

BATTERY-BACKUP SUPERVISOR FOR RAM RETENTION

FEATURES

- Supply Current of 40 μA (Max)
- Battery Supply Current of 100 nA (Max)
- Precision 5-V Supply Voltage Monitor, Other Voltage Options on Request
- Backup-Battery Voltage Can Exceed V_{DD}
- Watchdog Timer With 800-ms Time-Out
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Battery Freshness Seal (TPS3617 Only)
- 8-Pin MSOP Package
- Temperature Range: -40° to +85°C

APPLICATIONS

- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point-of-Sale Equipment


DESCRIPTION

The TPS3617 and TPS3618 are battery-backup supervisors that monitor 5 V supplies. They provide a battery-backup function ideal for applications that require data retention of CMOS RAM during fault conditions. When the voltage at V_{DD} drops below a preset threshold (V_{IT}), the active low push-pull RESET output asserts, and V_{OUT} switches from V_{DD} to V_{BAT}. When V_{DD} rises above the trip threshold, V_{OUT} switches immediately from V_{BAT} to V_{DD}. The RESET output remains low until the delay time (t_d) expires. During power on, RESET is asserted when the supply voltage (V_{DD} or V_{BAT}) goes higher than 1.1 V.

The PFI and PFO pins are provided if additional voltage monitoring is needed. If the voltage at PFI is less than 1.15 V, the push-pull PFO pin will assert low. When the voltage at PFI exceeds the threshold voltage, PFO will go high.

These devices also feature a watchdog timer pin (WDI) that monitors processor activity and asserts RESET if the the processor is inactive longer than the watchdog timeout period. If the watchdog timer is not used, the WDI pin should be left floating.

The TPS3617 and TPS3618 are available in an 8-pin MSOP package and are characterized for operation over a temperature range of -40° C to $+85^{\circ}$ C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TPS3617 TPS3618



SLVS339D-DECEMBER 2000-REVISED DECEMBER 2006

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



| PRODUCT | NOMINAL SUPPLY VOLTAGE | THRESHOLD VOLTAGE (V _{IT}) ⁽²⁾ | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|------------|------------------------------|--|-----------------------------------|--------------------|--------------------|------------------------------|
| TPS3617-50 | 5V | | | ASD | TPS3617-50DGK | Tube, 80 |
| 1F33017-50 | | 4.55V | –40°C to +125°C | ASD | TPS3617-50DGKR | Tape and Reel, 2500 |
| | | | -40 C 10 +125 C | | TPS3618-50DGKT | Tape and Reel, 250 |
| TPS3618-50 | | | | ANK | TPS3618-50DGKR | Tape and Reel, 2500 |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or refer to our web site at www.ti.com.

(2) For other threshold votages, contact the local TI sales office for availability and lead time.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted)⁽¹⁾

| | TPS3617, TPS3618 | UNIT |
|--|---------------------------------|------|
| Input voltage range, V _{DD} | -0.3 to 7 | V |
| Input voltage range, PFI pin | –0.3 to (V _{DD} + 0.3) | V |
| WDI pin | –0.3 to (V _{DD} + 0.3) | V |
| Continuous output current at V _{OUT} , I _O | 400 | mA |
| All other pins, I _O | ±10 | mA |
| Operating junction temperature range, $T_J^{(2)}$ | -40 to +85 | °C |
| Storage temperature range, T _{STG} | -65 to +150 | °C |
| Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds | +260 | °C |
| Continuous total power dissipation | See Dissipation Rating Table | е |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Due to the low dissipated power in this device, it is assumed that $T_J = T_A$.

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ +25°C | DERATING FACTOR | T _A = +70°C | T _A = +85°C |
|---------|------------------------|----------------------------|------------------------|------------------------|
| | POWER RATING | ABOVE $T_A = +25^{\circ}C$ | POWER RATING | POWER RATING |
| DGK | 470 mW | 3.76 mW/°C | 301 mW | 241 mW |

ELECTRICAL CHARACTERISTICS

1.65 V \leq V_{DD} \leq 5.5 V, R_{LRESET} = 1 M Ω , C_{LRESET} = 50 pF, over operating temperature range (T_J = -40°C to +85°C), unless otherwise noted. Typical values are at T_J = +25°C.

| | PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | |
|---------------------|--|-------------------------------------|--|--------------------------|------|-----------------------|------|--|--|
| V _{DD} | Input supply range | | | 1.65 | | 5.5 | V | | |
| | | $V_{OUT} = V_{DD}$ | | | | 40 | | | |
| DD | V _{DD} supply current | $V_{OUT} = V_{BAT}$ | | | | 40 | μA | | |
| V _{BAT} | Battery supply range | BAT BAT | | 1.5 | | 5.5 | V | | |
| Bitti | | V _{OUT} = V _{DD} | | -0.1 | | 0.1 | | | |
| I _{BAT} | V _{BAT} supply current | $V_{OUT} = V_{BAT}$ | | | | 0.5 | μΑ | | |
| | Slew rate at V _{DD} or V _{BAT} | | | | | 1 | V/µs | | |
| VI | Input volrage, any input | | | 0 | | V _{DD} + 0.3 | V | | |
| | | | V _{DD} = 1.8 V, I _{OH} = -400 μA | V _{DD} – 0.2 | | 00 | | | |
| | | RESET | $V_{DD} = 3.3 \text{ V}, \text{ I}_{OH} = -2 \text{ mA},$ $V_{DD} = 5 \text{ V}, \text{ I}_{OH} = -3 \text{ mA}$ | V _{DD} – 0.4 | | | | | |
| V _{ОН} | High-level output voltage | | $V_{DD} = 1.8 \text{ V}, \text{ I}_{OH} = -20 \mu\text{A}$ | V _{DD} – 0.3 | | | V | | |
| | | PFO | $V_{DD} = 3.3 \text{ V}, \text{ I}_{OH} = -80 \mu\text{A},$ $V_{DD} = 5 \text{ V}, \text{ I}_{OH} = -120 \mu\text{A}$ | V _{DD} – 0.4 | | | | | |
| | | | $V_{DD} = 1.8 \text{ V}, I_{OL} = 400 \mu\text{A}$ | | | 0.2 | | | |
| V _{OL} | Low-level output voltage | | | | 0.4 | V | | | |
| V _{RES} | Power-up reset voltage ⁽¹⁾ | | V_{BAT} > 1.1 V, or V_{DD} > 1.1 V, I_{OL} = 20 μ A | | | 0.4 | V | | |
| | Normal mode | | I _O = 8.5 mA,V _{DD} = 1.8 V, V _{BAT} = 0 V | V _{DD} – 0.050 | | | | | |
| V _{OUT} | | | I _O = 125 mA,V _{DD} = 3.3 V, V _{BAT} = 0 V | | | | | | |
| | | | I _O = 200 mA,V _{DD} = 5 V, V _{BAT} = 0 V | V _{DD} – 0.200 | | | V | | |
| | | | I _O = 0.5 mA,V _{BAT} = 1.5 V, V _{DD} = 0 V | V _{BAT} - 0.200 | | | - | | |
| | Battery-backup mode | | I _O = 7.5 mA,V _{BAT} = 3.3 V, V _{DD} = 0 V | V _{BAT} – 0.113 | | | | | |
| - | V _{DD} to V _{OUT} on-resistance | | $V_{DD} = 5 V$ | | 0.6 | 1 | ~ | | |
| R _{DS(on)} | V _{BAT} to V _{OUT} on-resistance | 9 | V _{BAT} = 3.3 V | | 8 | 15 | Ω | | |
| lo | Continuous output current | at V _{OUT} | | | | 300 | mA | | |
| V _{IT} | Negative-going input | TPS3617-50 | T 1000 / 0500 | 4.46 | 4.55 | | V | | |
| V _{PFI} | threshold voltage (2) | PFI | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | 1.13 | 1.15 | 1.17 | V | | |
| | | | 1.65 V < V _{IT} < 2.5 V | | 20 | | | | |
| | V _{IT} hysteresis | | 2.5 V < V _{IT} < 3.5 V | | 40 | | | | |
| V _{HYS} | | | 3.5 V < V _{IT} < 5.5 V | | 60 | | mV | | |
| | PFI hysteresis | | | | 12 | | | | |
| | V _{BSW} hysteresis ⁽³⁾ | (3) V _{DD} = 1.8 V | | | 55 | | | | |
| V _{IH} | WDI high-level input voltage | | | 0.7 x V _{DD} | | | | | |
| V _{IL} | WDI low-level input voltage | | | | | 0.3 x V _{DD} | | | |
| I _{IH} | WDI high-level input curren | nt ⁽⁴⁾ | $WDI = V_{DD} = 5 V$ | | | 150 | μA | | |
| I _{IL} | WDI low-level input current ⁽⁴⁾ | | $WDI = 0 V, V_{DD} = 5 V$ | | | -150 | μA | | |
| | WDI input transition rise a | nd fall rate, $\Delta t / \Delta V$ | | | | 100 | ns/V | | |
| I _I | PFI input current | | PFI voltage < V _{DD} | -25 | | 25 | nA | | |
| | - | | $\overline{PFO} = 0 \text{ V}, \text{ V}_{DD} = 1.8 \text{ V}$ | | | -0.3 | | | |
| l _{os} | PFO short-circuit current | | $\overline{PFO} = 0 \text{ V}, \text{ V}_{DD} = 3.3 \text{ V}$ | | | -1.1 | mA | | |
| | | | $\overline{PFO} = 0 \text{ V}, \text{ V}_{DD} = 5 \text{ V}$ | | | -2.4 | | | |

The lowest supply voltage at which RESET becomes active. t_r, V_{DD} ≥ 15 μs/V.
To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed near the supply terminals.
For V_{DD} < 1.6 V, V_{OUT} switches to V_{BAT} regardless of V_{BAT}.
For details on how to optimize current consumption when using WDI, refer to the *Watchdog* section of this data sheet.



ELECTRICAL CHARACTERISTICS (continued)

1.65 V \leq V_{DD} \leq 5.5 V, R_{LRESET} = 1 MΩ, C_{LRESET} = 50 pF, over operating temperature range (T_J = -40°C to +85°C), unless otherwise noted. Typical values are at T_J = +25°C.

| PARAMETER | | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|------------------------------|-----------------------|--|------|-----|------|------|
| Ci | Input capacitance, any input | ut | $V_I = 0 V \text{ to } 5 V$ | | 5 | | pF |
| | | V _{DD} | $V_{IH} = V_{IT} + 0.2 \text{ V}, V_{IL} = V_{IT} - 0.2 \text{ V}$ | 6 | | | μs |
| t _w | t _w Pulse Width | WDI | $\label{eq:VDD} \begin{array}{l} V_{DD} > V_{IT} + 0.2 \; V, \; V_{IL} = 0.3 \; x \; V_{DD}, \\ V_{IH} = 0.7 \; x \; V_{DD} \end{array}$ | 100 | | | ns |
| t _d | Delay time | | $V_{DD} \ge V_{IT} + 0.2 V,$ See timing diagram | 60 | 100 | 140 | ms |
| t _(tout) | Watchdog time-out | | V _{DD} > V _{IT} + 0.2 V, See timing diagram | 0.48 | 0.8 | 1.12 | s |
| | Propagation (delay) time, | V_{DD} to RESET | | | 2 | 5 | |
| t _{PHL} hi | high-to-low-level output | PFI to PFO | $V_{IL} = V_{PFI} - 0.2 \text{ V},$ $V_{IH} = V_{PFI} + 0.2 \text{ V}$ | | 3 | 5 | – μs |
| | Transition time | V_{DD} to V_{BAT} | | | | 3 | μs |




Table 1. FUNCTION TABLE

| $V_{DD} > V_{IT}$ | $V_{DD} > V_{BAT}$ | V _{OUT} | RESET |
|-------------------|--------------------|------------------|-------|
| 0 | 0 | V_{BAT} | 0 |
| 0 | 1 | V _{DD} | 0 |
| 1 | 0 | V _{DD} | 1 |
| 1 | 1 | V _{DD} | 1 |

TIMING DIAGRAM


Table 2. **PFO** FUNCTION TABLE

| PFI > V _{PFI} | PFO |
|------------------------|--------------------|
| 0 | 0 |
| 1 | 1 |
| CONDITION: V | $DD > V_{DD(MIN)}$ |

Table 3. TERMINAL FUNCTIONS

| TERMIN | TERMINAL | | |
|------------------|----------|-----|---|
| NAME | NO. | I/O | DESCRIPTION |
| GND | 3 | I | Ground |
| PFI | 4 | Ι | Power-fail comparator input |
| PFO | 5 | 0 | Power-fail comparator output; asserts low when PFI < 1.15 V |
| RESET | 7 | 0 | Active-low push-pull reset output |
| V _{BAT} | 8 | Ι | Backup-battery input |
| V _{DD} | 2 | Ι | Input supply voltage |
| V _{OUT} | 1 | 0 | Supply output |
| WDI | 6 | Ι | Watchdog input. Should be left floating if not used. |

FUNCTIONAL BLOCK DIAGRAM






TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

| | | | FIGURE |
|---------------------|---|--|--------|
| * | Static drain-source on-state resistance (V _{DD} to V _{OUT}) | vs Output current | 3 |
| r _{DS(on)} | Static drain-source on-state resistance (V _{BAT} to V _{OUT}) | vs Output current | 4 |
| I _{DD} | Supply current | vs Supply voltage | 5 |
| V _{IT} | Input threshold voltage at RESET | vs Free-air temperature | 6 |
| V | High-level output voltage at RESET | vs High-level output current | 7, 8 |
| V _{OH} | High-level output voltage at PFO | vs High-level output current | 9, 10 |
| V _{OL} | Low-level output voltage at RESET | vs Low-level output current | 11, 12 |
| | Minimum pulse duration at V _{DD} | vs Threshold voltage overdrive at V_{DD} | 13 |
| | Minimum pulse duration at PFI | vs Threshold voltage overdrive at PFI | 14 |






Figure 1.

STATIC DRAIN-SOURCE ON-STATE RESISTANCE (V_{BAT} to V_{OUT}) VS OUTPUT CURRENT





Figure 2.









Figure 9.





DETAILED DESCRIPTION

BATTERY FRESHNESS SEAL (TPS3617 Only)

The battery freshness seal of the TPS3617 family disconnects the backup battery from the internal circuitry until it is needed. This ensures that the backup battery connected to V_{BAT} should be fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

- 1. Connect V_{BAT} ($V_{BAT} > V_{BAT(min)}$).
- 2. Ground PFO.
- 3. Connect PFI to V_{DD} (PFI = V_{DD}).
- 4. Connect V_{DD} to power supply ($V_{DD} > V_{IT}$) and keep connected for 5 ms < t < 35 ms.

The battery freshness seal mode is disabled by the positive-going edge of RESET when V_{DD} is applied.

POWER-FAIL COMPARATOR (PFI AND PFO)

An additional comparator monitors voltages other than the nominal supply voltage. The power-fail-input (PFI) can be compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold ($V_{(PFI)}$) of 1.15 V typical, the power-fail output (PFO) goes low. If it goes above $V_{(PFI)}$ plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors it is possible to supervise any voltages above $V_{(PFI)}$. The sum of both resistors should be about 1 M Ω , to minimize power consumption and also to ensure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of the sensed voltage. If the power-fail comparator is unused, connect PFI to ground and leave the PFO unconnected.

WATCHDOG

In a microprocessor- or DSP-based system, it is not only important to supervise the supply voltage, it is also important to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller, or DSP has to toggle the watchdog input within 0.8 s typically, to avoid a timeout from occurring. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected, the watchdog is disabled and should be retriggered internally. See Figure 13 for the watchdog timing diagram.




Figure 13. Watchdog Timing

DETAILED DESCRIPTION (continued)

SAVING CURRENT WHILE USING THE WATCHDOG

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), leave WDI low for the majority of the watchdog time-out period, pulsing it low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead, WDI is externally driven high for the majority of the time-out period, a current of e.g. 5.0 V/40 k $\Omega \approx 125 \,\mu$ A can flow into WDI.

BACKUP-BATTERY SWITCHOVER

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup battery is installed at V_{BAT} , the device automatically switches the connected RAM to backup power when V_{DD} fails. In order to allow the backup battery (e.g., a 3.6-V lithium cell) to have a higher voltage than V_{DD} , these supervisors should not connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{DD} . V_{BAT} only connects to V_{OUT} (through a 15- Ω switch) when V_{DD} falls below V_{IT} and V_{BAT} is greater than V_{DD} . When V_{DD} recovers, switchover is deferred either until V_{DD} crosses V_{BAT} , or until V_{DD} rises above the reset threshold V_{IT} . V_{OUT} connects to V_{DD} through a 1- Ω (max) PMOS switch when V_{DD} crosses the reset threshold.

| FUNCTION TABLE | | | | | | | | |
|--------------------|-------------------|------------------|--|--|--|--|--|--|
| $V_{DD} > V_{BAT}$ | $V_{DD} > V_{IT}$ | V _{OUT} | | | | | | |
| 1 | 1 | V _{DD} | | | | | | |
| 1 | 0 | V _{DD} | | | | | | |
| 0 | 1 | V _{DD} | | | | | | |
| 0 | 0 | V _{BAT} | | | | | | |






Figure 14. V_{DD} – V_{BAT} Switchover

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|----------------------------|------------------|------------------------------|
| TPS3617-50DGK | ACTIVE | MSOP | DGK | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS3617-50DGKG4 | ACTIVE | MSOP | DGK | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS3617-50DGKR | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS3617-50DGKRG4 | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS3618-50DGKR | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS3618-50DGKRG4 | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS3618-50DGKT | ACTIVE | MSOP | DGK | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| TPS3618-50DGKTG4 | ACTIVE | MSOP | DGK | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|------|--------------------|---|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| Device | | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| TPS3617-50DGKR | MSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TPS3618-50DGKR | MSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TPS3618-50DGKT | MSOP | DGK | 8 | 250 | 177.8 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |



PACKAGE MATERIALS INFORMATION

24-Sep-2008



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS3617-50DGKR | MSOP | DGK | 8 | 2500 | 358.0 | 335.0 | 35.0 |
| TPS3618-50DGKR | MSOP | DGK | 8 | 2500 | 358.0 | 335.0 | 35.0 |
| TPS3618-50DGKT | MSOP | DGK | 8 | 250 | 358.0 | 335.0 | 35.0 |

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Clocks and Timers | www.ti.com/clocks | Digital Control | www.ti.com/digitalcontrol |
| Interface | interface.ti.com | Medical | www.ti.com/medical |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Telephony | www.ti.com/telephony |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated